Non quia difficilia sunt non audemus, sed quia non audemus difficilia sunt
Home -> Publications
Home
  Publications
    
all years
    2017
    2016
    2015
    2014
    2013
    2012
    2011
    2010
    2009
    2008
    2007
    2006
    2005
    2004
    theses
    techreports
    presentations
    edited volumes
    conferences
  Awards
  Research
  Teaching
  BLOG
  Miscellaneous
  Full CV [pdf]






  Events








  Past Events





Publications of Torsten Hoefler
Copyright Notice:

The documents distributed by this server have been provided by the contributing authors as a means to ensure timely dissemination of scholarly and technical work on a noncommercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

S. Ramos, T. Hoefler:

 Cache Line Aware Algorithm Design for Cache-Coherent Architectures

(IEEE Transactions on Parallel and Distributed Systems (TPDS). Vol PP, Nr. 99, IEEE, Jan. 2016)

Publisher Reference

Abstract

The increase in the number of cores per processor and the complexity of memory hierarchies make cache coherence key for programmability of current shared memory systems. However, ignoring its detailed architectural characteristics can harm performance significantly. In order to assist performance-centric programming, we propose a methodology to allow semi-automatic performance tuning with the systematic translation from an algorithm to an analytic performance model for cache line transfers. For this, we design a simple interface for cache line aware optimization, a translation methodology, and a full performance model that exposes the block-based design of caches to middleware designers. We investigate two different architectures to show the applicability of our techniques and methods: the many-core accelerator Intel Xeon Phi and a multi-core processor with a NUMA configuration (Intel Sandy Bridge). We use mathematical optimization techniques to tune synchronization algorithms to the microarchitectures, identifying three techniques to design and optimize data transfers in our model: single-use, single-step broadcast, and private cache lines.

Documents

download article:
 

BibTeX

@article{,
  author={S. Ramos and T. Hoefler},
  title={{Cache Line Aware Algorithm Design for Cache-Coherent Architectures}},
  journal={IEEE Transactions on Parallel and Distributed Systems (TPDS)},
  year={2016},
  month={Jan.},
  volume={PP},
  number={99},
  publisher={IEEE},
  source={http://www.unixer.de/~htor/publications/},
}

serving: 54.90.207.75:33422© Torsten Hoefler