




Progress in automatic GPU compilation and why you want to run MPI on your GPU

Torsten Hoefler (most work by Tobias Grosser, Tobias Gysi, Jeremia Baer)


Evading various “ends” – the hardware view






Sequential Software

Fortran
C/C++




Parallel Hardware


Multi-Core CPU



Accelerator



Design Goals



Automatic

Automatic accelerator mapping


-
How close can we get?

“Regression Free”

High Performance



Theory



Tool: Polyhedral Modeling


Program Code

```
for (i = 0; i <= N; i++)  
    for (j = 0; j <= i; j++)  
        S(i,j);
```

N = 4


(i, j) = (4,4)

Iteration Space



Mapping Computation to Device


Iteration Space



$$BID = \{(i, j) \rightarrow \left(\left\lfloor \frac{i}{4} \right\rfloor \% 2, \left\lfloor \frac{j}{3} \right\rfloor \% 2\right)\}$$


$$TID = \{(i, j) \rightarrow (i \% 4, j \% 3)\}$$


Device Blocks & Threads






Memory Hierarchy of a Heterogeneous System







Host-device date transfers






Host-device date transfers







Mapping onto fast memory



Mapping onto fast memory






Practice



LLVM Nightly Test Suite




```
for(int i=0; i<5; i++) {  
    a[i] = 0;  
}
```







LLVM Nightly Test Suite






Profitability Heuristic






From kernels to program – data transfers




```
void heat(int n, float A[n], float hot, float cold) {  
  
    float B[n] = {0};  
  
    initialize(n, A, cold);  
    setCenter(n, A, hot, n/4);  
  
    for (int t = 0; t < T; t++) {  
        average(n, A, B);  
        average(n, B, A);  
        printf("Iteration %d done", t);  
    }  
}
```

Data Transfer – Per Kernel



```
void heat(int n, float A[n], ...) {  
    initialize(n, A, cold);  
    setCenter(n, A, hot, n/4);  
    for (int t = 0; t < T; t++) {  
        average(n, A, B);  
        average(n, B, A);  
        printf("Iteration %d done", t);  
    } }
```

Data Transfer – Inter Kernel Caching



```
void heat(int n, float A[n], ...) {  
    initialize(n, A, cold);  
    setCenter(n, A, hot, n/4);  
    for (int t = 0; t < T; t++) {  
        average(n, A, B);  
        average(n, B, A);  
        printf("Iteration %d done", t);  
    } }  
}
```




Evaluation

Workstation: 10 core SandyBridge
Mobile: 4 core Haswell


NVIDIA Titan Black (Kepler)
NVIDIA GT730M (Kepler)

Some results: Polybench 3.2




Xeon E5-2690 (10 cores, 0.5Tflop) vs. Titan Black Kepler GPU (2.9k cores, 1.7Tflop)

Compiles all of SPEC CPU 2006 – Example: LBM




Cactus ADM (SPEC 2006)


Mobile



Workstation






Cactus ADM (SPEC 2006) - Data Transfer





Polly-ACC

<http://spcl.inf.ethz.ch/Polly-ACC>




High Performance





Brave new/old compiler world!?

- Unfortunately not ...
 - Limited to affine code regions
 - Maybe generalizes to oblivious (data-independent control) programs
 - No distributed anything!!
- Good news:
 - Much of traditional HPC fits that model
 - Infrastructure is coming along



Platform for Advanced Scientific Computing


- Bad news:
 - Modern data-driven HPC and Big Data fits less well
 - Need a programming model for **distributed** heterogeneous machines!




Distributed GPU Computing

GPU cluster programming using MPI and CUDA

node 1



node 2



code

```
// run compute kernel
__global__
void mykernel( ... ) { }
```




```
// launch compute kernel
mykernel<<<64,128>>>( ... );
```

```
// on-node data movement
cudaMemcpy(
    psize, &size,
    sizeof(int),
    cudaMemcpyDeviceToHost);
```

```
// inter-node data movement
mpi_send(
    pdata, size,
    MPI_FLOAT, ... );
mpi_recv(
    pdata, size,
    MPI_FLOAT, ... );
```



Disadvantages of the MPI-CUDA approach



complexity


- two programming models
- duplicated functionality



performance


- encourages sequential execution
- low utilization of the costly hardware

Achieve high resource utilization using oversubscription & hardware threads



...

Use oversubscription & hardware threads to hide remote memory latencies





How much “parallel slack” is necessary to fully utilize the interconnect?

Little’s law

$$\text{concurrency} = \text{latency} * \text{throughput}$$

device memory

latency	1μs
---------	-----

bandwidth	200GB/s
-----------	---------

concurrency	200kB
-------------	-------

#threads	~12000
----------	--------

>>

dCUDA (distributed CUDA) extends CUDA with MPI-3 RMA and notifications

```
for (int i = 0; i < steps; ++i) {  
    for (int idx = from; idx < to; idx += jstride)  
        out[idx] = -4.0 * in[idx] +  
            in[idx + 1] + in[idx - 1] +  
            in[idx + jstride] + in[idx - jstride];  
  
    if (lsend)  
        dcuda_put_notify(ctx, wout, rank - 1,  
                         len + jstride, jstride, &out[jstride], tag);  
    if (rsend)  
        dcuda_put_notify(ctx, wout, rank + 1,  
                         0, jstride, &out[len], tag);  
  
    dcuda_wait_notifications(ctx, wout,  
                             DCUDA_ANY_SOURCE, tag, lsend + rsend);  
  
    swap(in, out);  
    swap(win, wout);  
}
```

- iterative stencil kernel
- thread specific idx




communication [2]

- map ranks to blocks
- device-side put/get operations
- notifications for synchronization
- shared and distributed memory

[1] T. Gysi, J. Baer, TH: dCUDA: Hardware Supported Overlap of Computation and Communication, SC16

[2] R. Belli, T. Hoefer: Notified Access: Extending Remote Memory Access Programming Models for Producer-Consumer Synchronization, IPDPS'15

Advantages of the dCUDA approach




performance


- avoid device synchronization
- latency hiding at cluster scale

complexity

- unified programming model
- one communication mechanism



Implementation of the dCUDA runtime system






Evaluation

Cluster: 8 Haswell nodes, 1x Tesla K80 per node



Overlap of a copy kernel with halo exchange communication


benchmarked on Greina (8 Haswell nodes with 1x Tesla K80 per node)





Weak scaling of MPI-CUDA and dCUDA for a stencil program


benchmarked on Greina (8 Haswell nodes with 1x Tesla K80 per node)






Weak scaling of MPI-CUDA and dCUDA for a particle simulation

benchmarked on Greina (8 Haswell nodes with 1x Tesla K80 per node)



Weak scaling of MPI-CUDA and dCUDA for sparse-matrix vector multiplication

benchmarked on Greina (8 Haswell nodes with 1x Tesla K80 per node)





Conclusions

- unified programming model for GPU clusters
 - device-side remote memory access operations with notifications
 - transparent support of shared and distributed memory
- extend the latency hiding technique of CUDA to the full cluster
 - inter-node communication without device synchronization
 - use oversubscription & hardware threads to hide remote memory latencies
- automatic overlap of computation and communication
 - synthetic benchmarks demonstrate perfect overlap
 - example applications demonstrate the applicability to real codes
- https://spcl.inf.ethz.ch/Research/Parallel_Programming/dCUDA/



Platform for Advanced Scientific Computing



Swiss university conference






Backup slides




Hardware utilization of dCUDA compared to MPI-CUDA


traditional MPI-CUDA



dCUDA




Implementation of the dCUDA runtime system





GPU clusters gained a lot of popularity in various application domains



machine learning



weather & climate




molecular dynamics


CP2K



Hardware supported overlap of computation & communication

traditional MPI-CUDA




device


compute core

active block

dCUDA



Traditional GPU cluster programming using MPI and CUDA



CUDA

- over-subscribe hardware
- use spare parallel slack for latency hiding

MPI

- host controlled
- full device synchronization

device

compute core




active thread



instruction latency

How can we apply latency hiding on the full GPU cluster?



dCUDA (distributed CUDA)

- unified programming model for GPU clusters
- avoid unnecessary device synchronization to enable system wide latency hiding

device

compute core



active thread



instruction latency



Questions

- relation to NV link
 - NV link is a transport layer in the first place
 - it should enable a faster implementation
- synchronized programming in NV link
 - single kernel on machine with multiple GPUs connected by NV link
 - single node at the moment
 - will probably not scale to 1000s of nodes as there is no explicit communication