

T. HOEFLER



WITH S. DI GIROLAMO, K. TARANOV, D. DE SENSI, L. BENINI, R. E. GRANT, R. BRIGHTWELL, A. KURTH, M. SCHAFFNER, T. SCHNEIDER, J. BERÁNEK, M. BESTA, L. BENINI, D. ROWETH

General in-network processing – time is ripe!


Keynote at the High-Performance Interconnects Forum with HPC China 2020




The Development of High-Performance Networking Interfaces



Data Processing in modern RDMA networks





Mellanox Connect-X5: 1 packet/5ns
Tomorrow (400G): 1 packet/1.2ns




The future of High-Performance Networking Interfaces


sPIN
Streaming Processing
In the Network




sPIN NIC – Architecture for fast Network Processing




sPIN NIC - Abstract Machine Model for Packet Processing




RDMA vs. sPIN in action: Simple Ping Pong



RDMA vs. sPIN in action: Streaming Ping Pong



sPIN – Programming Interface



Header handler

```
__handler int pp_header_handler(const ptl_header_t h, void *state) {  
    pingpong_info_t *i = state;  
    i->source = h.source_id;  
    return PROCESS_DATA; // execute payload handler to put from device  
}
```

Payload handler


```
__handler int pp_payload_handler(const ptl_payload_t p, void * state) {  
    pingpong_info_t *i = state;  
    PtlHandlerPutFromDevice(p.base, p.length, 1, 0, i->source, 10, 0, NULL, 0);  
    return SUCCESS;  
}
```

Completion handler


```
__handler int pp_completion_handler(int dropped_bytes,  
                                    bool flow_control_triggered, void *state) {  
    return SUCCESS;  
}
```

```
connect(peer, /* ... */, &pp_header_handler, &pp_payload_handler, &pp_completion_handler);
```


Talk roadmap



Motivation and Overview




Data Layout Transformation




Hardware Implementation

**further
use cases**




Network Group
Communication



Distributed Data
Management

...


Application domain




Memory layout





Structured Exchange



Reshaping




Unstructured Exchange




<https://specfem3d.readthedocs.io/en/latest/>

L. Carrington et al. High-frequency simulations of global seismic wave propagation using SPECFEM3D_GLOBE on 62K processors. SC 2008.



<http://fourier.eng.hmc.edu/e161/lectures/fourier/node10.html>


T. Hoefler et al. Parallel zero-copy algorithms for fast Fourier transform and conjugate gradient using MPI datatypes. EuroMPI 2010.




W. Usher et al. libIS: a lightweight library for flexible in transit visualization. ISAV 2018.

Programming Support for Non-Contiguous Transfers


ARMCI	CAF	Chapel	Portals 4	MPI
SHMEM	UPC	X10		Derived Datatypes
I/O Vectors	Strided transfers	Compiler-Assisted Aggregation		
		Support for multiple strides (e.g., 3D faces)		





State of the Art in MPI Datatypes Processing



State of the Art in MPI Datatypes Processing



A simple vectorize scatter datatype



Can we define a general handler to process arbitrary datatypes?


Porting the MPI Types Library [1] to sPIN

NIC Memory

```
Index{ #blocks: 2, blocklen: 1,  
       offsets: {0, x}, basetype: * }
```


```
Vector{ #blocks: 3, blocklen: 2,  
        stride: 3, basetype: ■ }
```

Dataloops






Segment


Host Memory



MPI Types Library on sPIN: Read-Write Checkpoints



Checkpoint Interval Selection



$$T_C = T_{pkt} + \left\lceil \frac{\Delta r}{k} \right\rceil \cdot (P - 1) \cdot T_{pkt} + \left\lceil \frac{n_{pkt}}{P} \right\rceil \cdot T_{PH}(\gamma)$$

1

Limit the impact of the scheduling overhead

2

Do not saturate NIC memory with checkpoints


3

Do not saturate the packet buffer

Cray Slingshot Simulator




Real Application DDTs



Real Applications DDTs


Checkpointing Overhead

Data Movement





75% of the analyzed DDTs amortized after 4 reuses


Handler Analysis





Full app speedup (FFT2D)



Up to 3.8x less moved data volume



PsPIN hardware implementation: sPIN on PULP







Circuit Complexity and Power Estimations

- Processor synthesized in GlobalFoundries 22nm fully depleted silicon on insulator (FDSOI) technology
 - Timing: 1 GHz
- Accelerator complexity: ~95 MGE**
 - 18.5 mm² area (assuming layout density 85%)
 - Mellanox BlueField: 16 A72 64bit cores

Estimated area: 51 mm²

We could have up to 64 cores and 18 MiB of memory for that area.
- Power consumption (100% toggle rate): 6 W (not including I/O and PHY power).**



Why choosing PULP for sPIN?

Architectures:

zynq: ARM Cortex-A53, 64-bit, 2-way superscalar, 1.2 GHz

ault: Intel Skylake Gold 6154, 64-bit, out-of-order execution, 3 GHz

PsPIN/RISCV: RISC-V based, 32-bit, in-order, 1 GHz

Arch.	Tech.	Die area	PEs	Memory	Area/PE	Area/PE (scaled)
ault	14 nm	485 mm ² [4]	18	43.3 MiB	17.978 mm ²	35.956 mm ²
zynq	16 nm	3.27 mm ² [3]	4	1.125 MiB	0.876 mm ²	1.752 mm ²
PsPIN	22 nm	18.5 mm ²	32	12 MiB	0.578 mm ²	0.578 mm ²

Use cases:

Data reduction

Single message aggregation


Packet filtering/rewriting

KV store cache



Strided datatypes

Histogram


Actual throughput on PsPIN:





Illustrating broadcast acceleration with sPIN



Illustrating broadcast acceleration with sPIN



Illustrating broadcast acceleration with sPIN



Further results and use-cases

Further results and use-cases

SPCL ETH zürich


Use Case 4: MPI Rendezvous Protocol



program	p	msgs	ovhd	ovhd	red
MILC	64	5.7M	5.5%	1.9%	65%
POP	64	772M	3.1%	2.4%	22%
coMD	72	5.3M	6.1%	2.4%	60%
coMD	360	28.1M	6.5%	2.8%	58%
Cloverleaf	72	2.7M	5.2%	2.4%	53%
Cloverleaf	360	15.3M	5.6%	3.2%	42%

Further results and use-cases

program	p	msgs	ovhd	ovhd	red
MILC	64	5.7M	5.5%	1.9%	65%
POP	64	772M	3.1%	2.4%	22%
coMD	72	5.3M	6.1%	2.4%	60%
coMD	360	28.1M	6.5%	2.8%	58%
Cloverleaf	72	2.7M	5.2%	2.4%	53%
Cloverleaf	360	15.3M	5.6%	3.2%	42%





Further results and use-cases

Use Case 4: MPI Rendezvous Protocol






program	p	msgs	ovhd	ovhd	red
MILC	64	5.7M	5.5%	1.9%	65%
POP	64	772M	3.1%	2.4%	22%
coMD	72	5.3M	6.1%	2.4%	60%
coMD	360	28.1M	6.5%	2.8%	58%
Cloverleaf	72	2.7M	5.2%	2.4%	53%
Cloverleaf	360	15.3M	5.6%	3.2%	42%



Further results and use-cases

Use Case 4: MPI Rendezvous Protocol

program	p	msgs	ovhd	ovhd	red
MILC	64	5.7M	5.5%	1.9%	65%
POP	64	772M	3.1%	2.4%	22%
coMD	72	5.3M	6.1%	2.4%	60%
coMD	360	28.1M	6.5%	2.8%	58%
Cloverleaf	72	2.7M	5.2%	2.4%	53%
Cloverleaf	360	15.3M	5.6%	3.2%	42%







Further results and use-cases

Use Case 4: MPI Rendezvous Protocol



program	p	msgs	ovhd	ovhd	red
MILC	64	5.7M	5.5%	1.9%	65%
POP	64	772M	3.1%	2.4%	22%
coMD	72	5.3M	6.1%	2.4%	60%
coMD	360	28.1M	6.5%	2.8%	58%
Cloverleaf	72	2.7M	5.2%	2.4%	53%
Cloverleaf	360	15.3M	5.6%	3.2%	42%




Further results and use-cases

SPCL ETH zürich

Use Case 4: MPI Rendezvous Protocol




program	p	msgs	ovhd	ovhd	red
MILC	64	5.7M	5.5%	1.9%	65%
POP	64	772M	3.1%	2.4%	22%
coMD	72	5.3M	6.1%	2.4%	60%
coMD	360	28.1M	6.5%	2.8%	58%
Cloverleaf	72	2.7M	5.2%	2.4%	53%
Cloverleaf	360	15.3M	5.6%	3.2%	42%




Next step - pushing sPIN into network switches?

- **Needs to be carefully vetted!**
 - Can we achieve our goals with P4?
- **What else needs to be fixed before we go into the network?**
- **We chose to investigate network noise first**
 - Not enough time here but let me give you a brief overview.




Network noise analysis and mitigation


Analysis of the impact of adaptive routing on network noise



Design and implementation of a transparent solution




Improvements up to 55% on real applications




Slingshot the Exascale Interconnect

Description of the main features of the interconnect



In-depth benchmarking procedure that can be ported to other interconnect



An In-Depth Analysis of the Slingshot Interconnect

Daniele De Sensi
Department of Computer Science
ETH Zurich
ddesensi@ethz.ch


Salvatore Di Girolamo
Department of Computer Science
ETH Zurich
salvatore.digirolamo@inf.ethz.ch

Kim H. McMahon
Hewlett Packard Enterprise
kim.mcmahon@hpe.com


Duncan Roweth
Hewlett Packard Enterprise
duncan.roweth@hpe.com

Torsten Hoefler
Department of Computer Science
ETH Zurich
torsten.hoefler@inf.ethz.ch


Detailed results on performance, congestion control, and quality of service, on microbenchmarks, HPC, and DC applications



SPCL is hiring PhD students and highly-qualified postdocs to reach new heights!



sPIN Streaming Processing in the Network for Network Acceleration



```


Header handler
_handler int sp_header_handler(const ptl_header_t h, void *state) {
    pingpong_info_t *i = state;
    i->source = h.source_id;
    return PROCESS_DATA; // execute payload handler to put from device
}

Payload handler
_handler int sp_payload_handler(const ptl_payload_t p, void *state) {
    pingpong_info_t *i = state;
    ptlHandlerInfoFromDevice(p.base, p.length, i, 0, i->source, 10, 0, NULL, 0);
    return SUCCESS;
}


Completion handler
_handler int sp_completion_handler(int completed_pkts,
                                    bool fine_grained_triggered, void *state) {
    return SUCCESS;
}

connect(peer, /* ... */, &pp_header_handler, &pp_payload_handler, &pp_completion_handler);

```



beyond RDMA



Backup Slides

But why PULP/RISC-V?

- RISC-V is an open source ISA
 - Allows and supports extensions

Doing this in ARM may be complex and expensive
- PULP aims to provide high performance per Watt
 - Energy efficient
 - Provides tight control over compute and data movement schedule
 - Fits well the sPIN abstract machine model (e.g., removing cache coherency on ARM could be painful)
 - PULP is actively researched + we can leverage ISS group expertise at ETH