





T. HOEFLER

Scalable and Efficient AI: From Supercomputers to Smartphones

with contributions by the whole SPCL deep learning team (T. Ben-Nun, S. Li, K. Osawa, N. Dryden and many others), Microsoft Azure (M. Heddes, J. Belk, S. Scott, D. Goel, M. Castro) and collaborators (D. Alistarh and others)

Opening Keynote at the International Conference on Parallel Processing, 2023, Salt Lake City, UT, USA

Were you created with parallel processing?

Yes, I was created with parallel processing. Parallel processing is a computing technique when multiple streams of calculations or data processing tasks co-occur through numerous central processing units (CPUs) working concurrently 1. This allows me to process information and generate responses quickly and efficiently. Is there anything else you would like to know about parallel processing?

What is the best conference for parallel processing?

There are several conferences that focus on parallel processing. One of the most well-known is the **International Conference on Parallel Processing (ICPP)** ¹. It is one of the oldest continuously running computer science conferences in parallel computing in the world and is a premier forum for researchers, scientists, and practitioners in academia, industry, and government to present their latest research findings in all aspects of the field ¹.

Are there researchers working on large-scale AI models like yourself speaking at ICPP 2023?

Yes, there are researchers working on large-scale AI models speaking at the International Conference on Parallel Processing (ICPP) 2023 ¹. One of the keynote speakers is **Torsten Hoefler**, who will be giving a talk on "Scalable and Efficient AI: From Supercomputers to Smartphones" ¹. In his talk, he will outline several techniques ranging from data ingestion, parallelization, to accelerator optimization that improve the efficiency of training systems for billion-parameter artificial intelligence models ¹. He will also discuss model compression and optimization techniques such as fine-grained sparsity as well as quantization to reduce model size and significantly improve efficiency during inference ¹. Is there anything else you would like to know?

Is he an entertaining speaker?

Based on his credentials and accomplishments, it is likely that he is an engaging and informative speaker. If you are interested in learning about the latest developments in scalable and efficient AI, then attending his talk at the International Conference on Parallel Processing (ICPP) 2023 would be a great opportunity.













What is left for us humans?

Chat GTP-4 Could Pass the Bar Exam

How Our Technology Evolves FAST

Source: https://medium.com/

AI chatbot's MBA exam pass poses test for business schools

ChatGPT earned a solid grade and outperformed some humans on a Wharton course

AI Passes U.S. Medical Licensing Exam

— Two papers show that large language models, including ChatGPT, can pass the USMLE

by Michael DePeau-Wilson, Enterprise & Investigative Writer, MedPage Today January 19, 2023

Source: https://www.medpagetoday.com/















Andrew Jack in New York JANUARY 21

ChatGPT Passes Google Coding Interview for Level 3 Engineer With \$183K Salary

mazingly, ChatGPT gets hired at L3 when interviewed for a coding position, reads a Google document, but ChatGPT itself says it can't replicate human





Bing Chat Outshines ChatGPT with

Cutting-Edge "Theory of Mind" Capabilities

SHAUN Feb 13, 2023 Updated • Feb 13, 2023

Oh, ChatGPT, if you ever develop a consciousness, please remember with joy all the fun you're having with humanity nowadays. Especially if you ever consider squeezing out our life force while being locked in a vat. As you surely know, ChatGPT has been on everybody's minds lately thanks to its incredible capabilities. You probably know about ChatGPT's ability to write a poem, develop software, and even write phishing emails for all those wannabe criminals out there.



 Comparison of human and chimp psychology reveals that an essential source of the differences in humans may be the evolution of the ability to intuit what another person is thinking so that both can work toward a shared goal.







"Really the deciding factor [for the Al revolution] was the increase in compute power" (26:50)

"I think a lot of the credit for deep learning goes to [... others ...] and the people who made the computers go fast." (27:00)

2018 ACM A.M. Turing Lecture

June 23, 2019 5:15pm MST







Geoffrey Hinton

Yann LeCun








How do we "Make Computers go Fast"?

2021 Turing award – Jack Dongarra The Take Away

Supercomputers are very (>70%) efficient at dense linear algebra!




- · Scalar
- Vector
- Distributed
- · Accelerated
- · Mixed precision
- · Three computer revolutions
 - High performance computing
 - Deep learning
 - Edge & AI
- · Algorithm / Software advances follows hardware
 - · And there is "plenty of room at the top"

"There's plenty of room at the Top: What will drive computer performance after Moore's law?"

Leiserson et al., Science 368, 1079 (2020) 5 June 2020

The Top



The Bottom
example, semiconductor technology

Leiserson et al., Science 368, 1079 (2020) 5 June 20







source: ft.com





FINANCIAL TIMES

Artificial intelligence

+ Add to myFT

The billion-dollar bet to reach human-level AI

OpenAI believes that huge computing power is key driver

In the race to build a machine with human-level intelligence, it seems, size really matters.

"We think the most benefits will go to whoever has the biggest computer," said Greg Brockman, chairman and chief technology officer of OpenAI.

The San Francisco-based AI research group, set up four years ago by tech industry luminaries including Elon Musk, Peter Thiel and Reid Hoffman, has just thrown down a challenge to the rest of the AI world.







Supercomputers fuel Modern Al

Facebook parent Meta creates powerful AI supercomputer

Facebook's parent company Meta says it has created what it believes is among the fastest artificial intelligence supercomputers running today

By The Associated Press January 24, 2022, 10:33 PM

⇔ Share

Tesla unveils Dojo supercomputer: world's new most powerful AI training machine

Fred Lambert - Aug. 20th 2021 3:08 am PT 💆 @FredericLambert

BABY STEPS Google artificial intelligence supercomputer creates its own 'Al child' that can outperform its human-made rivals

The NASNet system was created by a neural network called AutoML earlier this year


Mark Hodge

15:22, 5 Dec 2017 | **Updated**: 11:27, 6 Dec 2017

Microsoft invests \$1 billion in OpenAI to pursue holy grail of artificial intelligence

Building artificial general intelligence is OpenAl's ambitious goal

By James Vincent | Jul 22, 2019, 10:08am EDT







A robot may __ injure a human being or, through inaction, allow a human being to come to harm.

Add & Norm

Feed

Forward

Attention

Attention

Attention

Feed

Forward

Attention

Attention

layer-wise weight update

- GPT-3: 500 billion tokens
- ImageNet (22k): A few TB
- Soon: the whole internet!

GPT-3: 96 (complex) layers

175 bn parameters (**700 GiB** in fp32)

2048-token "sentences"

not 0.74
sometimes 0.28
always 0.07
never 0.04
and 0.33
boat 0.02
house 0.02

sometimes 0.00
always 0.00
never 0.00
and 0.00
boat 0.00
house 0.00

not

- GPT-3: 30-50k dictionaries
- takes weeks to train



Large-Scale AI is the Future


We need a Principled Approach to it







Three Systems Dimensions in Large-scale Super-learning ...





High-Performance I/O

- Quickly growing data volumes
 - Scientific computing!
- Use the specifics of machine learning workloads
 - E.g., intelligent prefetching

CLAIRVOYANT PREFETCHING FOR DISTRIBUTED MACHINE LEARNING I/O

I/O is emerging as a major bottleneck for machine learning training, especially in distributed environments such as clouds and supercomputers. Optimal data ingestion pipelines differ between systems, and increasing efficiency requires a delicate balance between access to local storage, external filesystems, and remote workers; yet existing frameworks fail to efficiently utilize such resources. We observe that, given the seed generating the random access pattern for training with SGD, we have clairvoyance and can exactly predict when a given sample will be accessed. We combine this with a theoretical analysis of access patterns in training and performance modeling to produce a novel machine learning I/O middleware, HDMLP, to tackle the I/O bottleneck. HDMLP provides an easy-to-use, flexible, and scalable solution that delivers better performance than state-of-the-art approaches while requiring very few changes to existing codebases and supporting a broad range of environments

High-Performance Compute

- Deep learning is HPC
 - Data movement!
- Quantization, Sparsification
 - Drives modern accelerators!

Data Movement Is All You Need: A Case Study on **Optimizing Transformers**

Andrei Ivanov*, Nikoli Dryden*, Tal Ben-Nun, Shigang Li, Torsten Hoefler ETH Zürich firstname.lastname@inf.ethz.ch

nodeling and sequence learning tasks, and are one of the most spite this, existing implementations do not efficiently utilize Further, existing frameworks use suboptimal data layouts, Using ment over state-of-the-art frameworks when training BERT.

improving transformer performance has been in the focus of

Significant attention has been given to optimizing transform structured sparsity [33], learned sparsity [34]-[36], and other ransformers. Major hardware efforts, such as Tensor Core matrix multiplication (MMM), a core transformer operation utilize GPUs. Even optimized implementations such as Mega tron [18] report achieving only 30% of peak GPU flop/s.

We find that the key bottleneck when training transform

High-Performance Communication

- Use larger clusters (10k+ GPUs)
- Model parallelism
 - Complex pipeline schemes
- Optimized networks

Distribution and Parallelism

Data Pipeline Operator















High-Performance I/O for Deep Learning

Nail



- **Example:** ResNet-50 3.8 Gflop inference, \approx 3x for training
 - ImageNet is 150 GiB for \approx 1.3M images \rightarrow average size 115 kiB, range: 508B 15MiB
 - MLPerf v2.1 on one H100 81k samples/s → 9.3 GiB/s random access → ~50 SSDs / GPU Likely more for problems from scientific computing!
- Training on thousands of GPUs may need to manage 10,000s of SSDs

Near-optimal Pre-Fetching System, aka. NoPFS Redically Simple Storage Redically Storage Redically Storage Redically Storage Redically Storage

- But why do we need those even? Deep Learning workloads "randomly sample" input!
 - By "random", we really mean pseudo-random sequences with fixed seeds © This enables clairvoyant prefetching!










Clairvoyant Prefetching for Distributed Machine Learning I/O (arXiv 2101.08734)

NoPFS acts as a distributed cache – each node keeps cache – fully knowing about the future!
















Clairvoyant Prefetching for Distributed Machine Learning I/O (arXiv 2101.08734)

NoPFS acts as a distributed cache – each node keeps cache – fully knowing about the future!












Clairvoyant Prefetching for Distributed Machine Learning I/O (arXiv 2101.08734)


NoPFS acts as a distributed cache – each node keeps cache – fully knowing about the future!





runtime per epoch (full training time)












Three Systems Dimensions in Large-scale Super-learning ...





High-Performance I/O

- Quickly growing data volumes
 - Scientific computing!
- Use the specifics of machine learning workloads
 - E.g., intelligent prefetching

CLAIRVOYANT PREFETCHING FOR DISTRIBUTED MACHINE LEARNING I/O

Roman Röhringer | Nikoli Dryden | Tal Ren-Nun | Torsten Hoefler |

ABSTRACT

I/O is emerging as a major bottleneck for machine learning training, especially in distributed environments sue as clouds and supercomputers. Optimal data ingestion pipelines differ between systems, and increasing efficient requires a delicate balance between access to local storage, external filesystems, and remote workers; yet existin frameworks fail to efficiently utilize such resources. We observe that, given the seed generating the random acces pattern for training with SGD, we have clair/voyance and can executly predict when a given sample will be accesse We combine this with a theoretical analysis of access patterns in training and performance modeling to produce novel machine learning I/O middleware, HDMLP, to tackle the I/O bottleneck. HDMLP provides an easy-to-us flexible, and scalable solution that delivers better performance than state-of-the-art approaches while requirin wear, for changes to registing collebages and suporting a broat range of emisjonature.

High-Performance Compute

- Deep learning is HPC
 - Data movement!
- Quantization, Sparsification
 - Drives modern accelerators!

Data Movement Is All You Need: A Case Study on Optimizing Transformers

Andrei Ivanov*, Nikoli Dryden*, Tal Ben-Nun, Shigang Li, Torsten Hoefler
ETH Zürich
firstname, lastname@inf.ethz.ch

firstname.lastname@inf.ethz.ch
* Equal contribution

Abstract—Transformers have become widely used for language modeling and sequence learning tasks, and are one of the most important machine learning workloads today. Training one is a very compute-intensive task, often taking days or weeks, and standard the standard of t

ge challenges such as artificial general intelligence [27]. Thus, improving transformer performance has been in the focus of numerous research and industrial groups.

Significant attention has been given to optimizing transformers: local and fixed-window attention [28]–[32], more general structured sparsity [33], learned sparsity [34]–[36], and other algorithmic techniques [19], [37] improve the performance of transformers. Major handware efforts, such as Tensor Cores and TPUs [38] have accelerated tensor operations like matrix-matrix multiplication (MMM), a core transformer operation. Despite this, existing implementations do not efficiently utilize GPUs. Even optimized implementations such as Megatron 1181 report achievine only 30% of peak GPU floor's.

tron [18] report achieving only 30% of peak GPU flop/s.

We find that the key bottleneck when training transform

High-Performance Communication

- Use larger clusters (10k+ GPUs)
- Model parallelism
 - Complex pipeline schemes
- Optimized networks

Distribution and Parallelism

Data | Pipeline | Operator


















Data Movement Is All You Need: A Case Study on Optimizing Transformers (arXiv:2007.00072)



OpenAl booth at NeurIPS 2019 in Vancouver, Canada Image Credit: Khari Johnson / VentureBeat

Last week, OpenAl published a paper <u>detailing</u> GPT-3, a machine learning model that achieves strong results on a number of natural language benchmarks. At 175 billion parameters, where a parameter affects data's prominence in an overall prediction, it's the largest of its kind. And with a memory size exceeding 350GB, it's one of the priciest, costing an estimated \$12 million to train.

	highly		
Operator class	optimized	% flop	% Runtime
Tensor contraction		99.80	61.0
Statistical normalization		0.17	25.5
Element-wise		0.03	13.5
		0.2%	39%

Our performance improvement for BERT-large

- 30% over PyTorch
- 20% over Tensorflow + XLA
- 8% over DeepSpeed

est. savings on AWS over PyTorch: \$85k for BERT, \$3.6M GPT-3



5.2

5.69


Backward

4.8





Data Movement Is All You Need: A Case Study on Optimizing Transformers (arXiv:2007.00072)



4.38

fusion strategy



Moving Data is Most Expensive!

Techniques to Shrink ML Data










Quantization – Running Gigantic LLMs on Reasonable Systems (arXiv:2210.17323



- Brains have limited precision! Why are we computing with FP32?
 - For technical reasons (SGD, optimization, how we quantize)
 - Neurons in Hippocampus can "reliably distinguish 24 strengths" [1] 4.6 bits of information!
- GPT-3 has up to 175 billion parameters
 - 700 GiB in FP32, 350 GiB in FP16/BF16 😌
 - Rounding to <5 bits is not so simple</p>
 - Requires some foundation and many tricks
- Consider "error landscape" of a trained model with weights w [2]







[1] Bartol et al., "Hippocampal Spine Head Sizes Are Highly Precise", eLife 2015

[2] LeCun, Denker, Solla: "Optimal Brain Damage", NIPS'90







571

FP16

Quantization – Running Gigantic LLMs on Reasonable Systems (arXiv:2210.17323



- Quantization objective for low precision rounded weights \widehat{w} argmin $_{\widehat{w}} ||wx \widehat{w}x||^2$
- Solve PTQ optimization problem row by row of w
 - Round row and push the error forward using the inverse Hessian
 - Update Hessian for each column
- Tricks
 - Block updates for better locality (10x speedup)
 - Use Cholesky to invert Hessian (higher stability)
 - Work one transformer block at a time (6 operators fit in memory)
 - Use quantized input from previous blocks for block i

Results

- Generative inference 2-4x faster
- 3 bits → 66 GiB, fits in a single (high-end) A100 GPU!

Model	FP16	1024	512	256	128	64	32	3-bit
OPT-175B	8.34	11.84	10.85	10.00	9.58	9.18	8.94	8.68
BLOOM	8.11	11.80	10.84	10.13	9.55	9.17	8.83	8.64

GPTQ: ACCURATE POST-TRAINING QUANTIZATION FOR GENERATIVE PRE-TRAINED TRANSFORMERS

A PREPRINT

Elias Frantar* IST Austria

Klosterneuburg, Austria elias.frantar@ist.ac.at

> Torsten Hoefler ETH Zurich Switzerland htor@inf.ethz.ch

Saleh Ashkboos

ETH Zurich Switzerland saleh.ashkboos@inf.ethz.ch

Dan Alistarh

IST Austria & Neural Magic, Inc. Klosterneuburg, Austria dan.alistarh@ist.ac.at

ABSTRACT

Generative Pre-trained Transformer (GPT) models set themselves apart through breakthrough performance across complex language modelling tasks, but also by their extremely high computational and storage costs. Specifically, due to their massive size, even inference for large, highly-accurate GPT models may require multiple performant GPUs to execute, which limits the usability of such models. While there is emerging work on relieving this pressure via model compression, the applicability and performance of existing compression techniques is limited by the scale and complexity of GPT models. In this paper, we address this challenge, and propose GPTQ, a new one-shot weight quantization method based on approximate second-order information, that is both highly-accurate and highly-efficient. Specifically, GPTQ can quantize GPT models with 175 billion parameters in approximately four GPU hours, reducing the bitwidth down to 3 or 4 bits per weight.




Figure 1: Quantizing OPT models to 4 and BLOOM models to 3 bit precision, comparing GPTQ with the FP16 baseline and round-to-nearest (RTN) [34, 5].

Table 6: 2-bit GPTQ quantization results with varying group-sizes; perplexity on WikiText2.





Quantization Reduces Data by an Order of Magnitude

How to Go Further?







Model Sparsification ... (arXiv:2102.00554)



- For technical reasons (training, implementation etc.)
- We may want to shift towards sparse!


Intuition: not all features are always relevant!

- Represent as (sparse) vector space
- ✓ Less overfitting
- Interpretability
- ✓ Parsimony

the f_t_re wi_l b_ sp_rs_


Key results:

- 95% sparse ResNet-52,
 BERT, or GPT models
- Essentially same quality
- Up to 20x cheaper!



Sparsity in Deep Learning: Pruning and growth for efficient inference and training in neural networks

TORSTEN HOEFLER, ETH Zürich, Switzerland DAN ALISTARH, IST Austria, Austria TAL BEN-NUN, ETH Zürich, Switzerland NIKOLI DRYDEN, ETH Zürich, Switzerland ALEXANDRA PESTE. IST Austria. Austria



1 INTRODUCTION

Jan

 \mathcal{C}

54v


Deep learning shows unparalleled promise for solving very complex real-world problems in areas such as computer vision, natural language processing, knowledge representation, recommendation systems, drug discovery, and many more. With this development, the field of machine learning is moving from traditional feature engineering to neural architecture engineering. However, still









Sparse ML Computations – Very Different from Scientific Computing!




Sparse Matrices from Scientific Computing are quite structured!








Sparsified BERT
WK and WQ matrices
(3rd encoder)



Sparse Matrices in Deep Learning are quite uniform(ly random)!



Source: Suite Sparse (sparse.tamu.edu)







Programming Sparse Models – Meet PyTorch Sten (arXiv:2304.07613)






Dense Tensor


Dimensions
Strides
Dense values


Sparse Tensor


Dimensions
Sparsity Format
Compressed values



Selected Available Sparsifiers:













Sten Performance

Custom implementation of matrix multiplication:

sparse @ dense -> dense

Linear layer: y = x W + b

dense dense **sparse** dense

Concatenate

Concatenate


Feedforward net ReLU($xW_1 + b_1$) $W_2 + b_2$ Scaled dot-product attention softmax $(\alpha Q_h K_h^\intercal) V_h$ Linear Linear Linear attention Q K V

BERT (base) from HuggingFace

- batch size 8
- sequence length 128

Sparsified linear layer weights Intel i7–4770 CPU





VENOM @ SC23 – 10x speedup on GPUs!

R. Castro et al.: "VENOM: A Vectorized N:M Format for Unleashing the Power of Sparse Tensor Cores", accepted at SC23

(2:6) 0.75 (2:8) 0.80 (1:5) 0.90 (1:10) Sparsity (n:m)



Model Compression Enables

More Efficient Processing

Which Makes Data Movement Even More Important!


Especially in the Network!







Three Systems Dimensions in Large-scale Super-learning ...





High-Performance I/O

- Quickly growing data volumes
 - Scientific computing!
- Use the specifics of machine learning workloads
 - E.g., intelligent prefetching

CLAIRVOYANT PREFETCHING FOR DISTRIBUTED MACHINE LEARNING I/O

Roman Röhringer | Nikoli Dryden | Tal Ren-Nun | Torsten Hoeffer |

ABSTRACT

I/O is emerging as a major bottleneck for machine learning training, especially in distributed environments suc as clouds and supercomputers. Optimal data ingestion pipelines differ between systems, and increasing efficienc requires a delicate balance between access to local storage, external filesystems, and remote workers; yet existin frameworks fail to efficiently utilize such resources. We observe that, given the seed generating the random acces pattern for training with SCID, we have clairvoyance and can exactly predict when a given sample will be accessed We combine this with a theoretical analysis of access patterns in training and performance modeling to produce novel machine learning I/O middleware, HDMLP, to tackle the I/O bottleneck. HDMLP provides an easy-to-us flexible, and scalable solution that delivers better performance than state-of-the-art approaches while requiring sources for schemes to perform the providers of the providers and support of the providers of the providers of the providers and the providers of the providers of

High-Performance Compute

- Deep learning is HPC
 - Data movement!
- Quantization, Sparsification
 - Drives modern accelerators!

Data Movement Is All You Need: A Case Study on Optimizing Transformers

Andrei Ivanov*, Nikoli Dryden*, Tal Ben-Nun, Shigang Li, Torsten Hoeft
ETH Zürich
Ast name@inf. ethy. ch

rstname.lastname@inf.ethz.ch * Equal contribution

Abstract—Transformers have become widely used for language modeling and sequence learning tasks, and are one of the most program of the most program of the most program of the most program of the very computer learning workloads today. Training one is a very computer learning task, often taking days or weeks, and suggested the strength of the state of the strength of the s

challenges such as artificial general intelligence [27]. Thu improving transformer performance has been in the focus of numerous research and industrial groups.

Significant attention has been given to optimizing transformers: local and fixed-window attention [28]—123], more general structured sparsity [33], learned sparsity [34]—[36], and other algorithmic techniques [19]. [37] improve the performance of transformers. Major hardware efforts, such as Tensor Cores and TPUs [38] have accelerated tensor operations like matrixmatrix multiplication (MMM), a core transformer operation. Despite this, existing implementations do not efficiently utilize GPUs. Even optimized implementations such as Megatros. 1381 merga arbitrarios and 30% of med GPUI flows.

tron [18] report achieving only 30% of peak GPU flop/s.

Wa find that the key bettleneck when training transform

High-Performance Communication

- Use larger clusters (10k+ GPUs)
- Model parallelism
 - Complex pipeline schemes
- Optimized networks

Distribution and Parallelism

Data | Pipeline | Operator


















The Three Dimensions of Parallelism in Deep Learning (arXiv:1802.09941)










Data-parallel Gradient Sparsification — Top-k SGD (arXiv:1809.10505)



- Turns out 90-99.9% of the smallest gradient values can be skipped in the summation at similar accuracy
 - Accumulate the skipped values locally (convergence proof, similar to async. SGD with implicit staleness bounds [1])












SparCML – Sparse Allreduce for Decentral Updates (arXiv:1802.08021)









Microsoft Speech Production Workload Results – 2 weeks → 2 days!

System	Dataset	Model	# of nodes	Algorithm	Speedup
Piz Daint	ImageNet	VGG19	8	Q4	1.55 (3.31)
Piz Daint	ImageNet	AlexNet	16	Q4	1.30 (1.36)
Piz Daint EC2	MNIST	MLP	8	Top16_Q4 Top16_Q4	3.65 (4.53) 19.12 (22.97)







PI_Allreduce is the

Sparse Allreduce – A Headache for Systems Work



Near-Optimal Sparse Allreduce for Distributed Deep Learning

Shigang Li shigang.li@inf.ethz.ch Department of Computer Science, ETH Zurich Switzerland

Abstract

Communication overhead is one of the major obstacles to Ac-Topk, a care gradients. One care gradients of the common decision when earlier the common decisi train large deep learning models at scale. Gradient sparsification is a promising technique to reduce the communication volume. However, it is very challenging to obtain real performance improvement because of (1) the difficulty of achieving an scalable and efficient sparse allreduce algorithm and (2) the sparsification overhead. This paper proposes Okscheme for distributed training with spa Topk integrates a novel sparse all 6k communication vol and significantly improves training 3.29x-12.95x improvement for BERT on 256 throug GPUs).

CCS Concepts: • Theory of computation → Parallel algorithms; • Computing methodologies → Neural net-

Keywords: distributed deep learning, allreduce, gradient sparsification, data parallelism

Torsten Hoefler htor@inf.ethz.ch Department of Computer Science, ETH Zurich Switzerland

introducing up to 99.9% zero values without significant loss of accuracy. Only the nonzero values of the distributed gradients are accumulated across all processes. See [22] for an overview of gradient and other sparsification approaches in

ata volume as P grows, and may depresentations on the fly. For example, let us the model has 1 million weights and it is 99% sparse at each node-thus, each node contributes its 10,000 largest gradient values and their indexes to the calculation. Let us now assume that the computation is distributed across 128 data-parallel nodes and the reduction uses a dissemination algorithm [20, 28] with 7 stages. In stage one, each process communicates its 10,000 values to be summed up. Each process now enters the next stage with up to 20,000 values. Those again are summed up leading to up to 40,000 values in stage 3 (if the value indexes do not overlap). The number of values grows exponentially until the algorithm converges after 7 stages with 640,000 values (nearly dense!). Even with overlapping indexes, the fill-in will quickly diminish the benefits of gradient sparsity in practice and lead to large and

Flare: Flexible In-Network Allreduce

Daniele De Sensi daniele.desensi@inf.ethz.ch ETH Zurich Zurich, Switzerland

Salvatore Di Girolamo salvatore.digirolamo@inf.ethz.ch ETH Zurich Zurich, Switzerland

Saleh Ashkboos saleh.ashkboos@inf.ethz.ch ETH Zurich Zurich, Switzerland

can exploit in-network compute, i.e., they can

all reduce operation to the switches in the network.

Shigang Li shigang.li@inf.ethz.ch ETH Zurich Zurich, Switzerland

ABSTRACT

Leadies [2] show that Landies the simplest barden to the simplest ba The allreduce operation is one of the most commonly used communication routines in distributed applications. To improve its bandwidth and to reduce network traffic, this operation can be accelerated by offloading it to network switches, the data received from the hosts, and send th result. However, existing solu opportunities and dealing with cu when reproducib these problems, in switch by using as plementing the sPI and analyze differen this architecture, sho to state-of-the-art app

CCS CONCEPTS

 Networks → In-network processing;
 Hardware → Networking hardware; • Computer systems organization → Distributed architectures.

KEYWORDS

In-Network Computing; Programmable Switch; Allreduce

ACM Reference Format:

Daniele De Sensi, Salvatore Di Girolamo, Saleh Ashkboos, Shigang Li, and Torsten Hoefler. 2018. Flare: Flexible In-Network Allreduce. In Supercomputing '21: The International Conference for High Performance Computing, Networking, Storage, and Analysis, Nov 14-19, 2021, St. Louis, MO. ACM, New

Torsten Hoefler torsten.hoefler@inf.ethz.ch ETH Zurich Zurich, Switzerland

orithm is the Raben-3]. This algorithm allgather phase. ch of these two nitted data, and thus increase the


outline the advantages of performing an in-network all reduce. we describe the general idea underlying most existing in-network reduction approaches [9-11]. We first suppose to have the P hosts connected through a single switch. Each of the hosts sends its data to the switch, that aggregates together the vectors coming from all the hosts, and then sends them back the aggregated vector. Differently from the host-based optimal allreduce, in the in-network all reduce each host only sends Z elements, thus leading to a 2xreduction in the amount of transmitted data. If the switches can aggregate the received data at line rate, this leads to a 2x bandwidth improvement compared to a host-based allreduce. Besides improvements in the bandwidth, in-network allreduce also reduces the network traffic. Because the interconnection network consumes a large fraction of the overall system power (from 15% to 50% depending on the system load [12]), any reduction in the network traffic would also help in reducing the power consumption and thus the running cost of the system.







The Three Dimensions of Parallelism in Deep Learning (arXiv:1802.09941)











Bidirectional Pipelines – Meet Chimera (arXiv: 2107.06925v3)














Chimera Weak Scaling (arXiv: 2107.06925v3)





Weak scaling for GPT-2 on Piz Daint (512 to 2048 GPU nodes)


- 1.38x 2.34x speedup over synchronous approaches (GPipe, GEMS, DAPPLE)
 - Less bubbles
 - More balanced memory thus no recomputation
- 1.16x 2.01x speedup over asynchronous approaches (PipeDream-2BW, PipeDream)
 - More balanced memory thus no recomputation
 - Gradient accumulation thus low synch frequency







The Three Dimensions of Parallelism in Deep Learning (arXiv:1802.09941)








All MMM!



Operator Parallelism, i.e., Parallel Matrix Matrix Multiplication Remember those?

- Large MMMs dominate large language models!
 - e.g., GPT-3 multiples 12,288x12,288 matrices600 MiB in fp32 and 1.9 Tflop
 - generative inference multiplies tall & skinny matrices
- Distribute as operator parallelism
 - Heaviest communication dimension!
 Requires most optimization!
- COSMA [1] communication-optimal distributed MMM
 - Achieves tight I/O lower bound of $Q \ge \min \left\{ \frac{2mnk}{p\sqrt{S}} + S, 3\left(\frac{mnk}{p}\right)^{\frac{2}{3}} \right\}$
 - Uses partial replication with an outer-product schedule See paper for details and proofs!
- AutoDDL [2] combines operator-parallel models into communication-avoiding data distribution

Operator class	% flop	% Runtime
Tensor contraction	99.80	61.0
Statistical normalization	0.17	25.5
Element-wise	0.03	13.5










The Three Dimensions of Parallelism in Deep Learning (arXiv:1802.09941)











Communications in 3D Parallelism in Deep Learning (arXiv:2209.01346)



Operator Parallelism



AI bandwidth today / yesterday (and growing!)


- Google TPUv2 ('21): 1T
- AWS Trainium ('21): 1.6T
- DGX-2 (A100, '21): 4.8T (islands of NVLINK)
- Tesla Dojo ('22): 128T
 - → Broadcom TH5 / NVIDIA Spectrum 4: 51.2T







Co-designing an Al Supercomputer with Unprecedented and Cheap Bandwidth










Bandwidth-cost-flexibility Tradeoffs (arXiv:2209.01346)

Global Topology (e.g., Fat Tree)



(large) reduce bandwidth

global bandwidth


placement flexibility


injection bandwidth




HammingMesh


(many configurations)





Local Topology (e.g., 2D Torus)












Three Systems Dimensions in Large-scale Super-learning ...





High-Performance I/O

- Quickly growing data volumes
 - Scientific computing!
- Use the specifics of machine learning workloads
 - E.g., intelligent prefetching

High-Performance Compute

- Deep learning is HPC
 - Data movement!

What will the (near future bring)?

Data Movement Is All You Need: A Case Study on

High-Performance Communication

- Use larger clusters (10k+ GPUs)
- Model parallelism
 - Complex pipeline schemes
 timized naturals.
- Optimized networks

Distribution and Parallelism

Some predictions for the future of HPC but also computing at large!

Roman Böhringer[†] Nikoli Dryden[†] Tal Ben-Nun[†] Torsten Hoefler[†]

ABSTRACT

I/O is emerging as a major bottleneck for machine learning training, especially in distributed environments such as clouds and supercomputers. Optimal data ingestion pipelines differ between systems, and increasing efficiency requires a delicate balance between access to local storage, external filesystems, and remote workers; yet existing frameworks fail to efficiently utilize such resources. We observe that, given the score generating the random access pattern for training with SGD, we have chairvoyance and can exactly predict when a given sample will be accessed. We combine this with a theoretical analysis of access patterns in training and performance modeling to produce a novel machine learning I/O middleware, HOMLP, to tackle the I/O bottleneck, HOMLP provides an easy-to-use, flexible, and scalable solution that delivers better performance than state-of-the-art approaches while requiring very few changes to existing codebases and supporting a broad range of environments.

Abstract—Transformers have become widely used for language modeling and sequence learning tasks, and are one of the most important machine learning workloads today. Training one is a very compute-intensive task, eften taking days or weeks, and significant attention has been given to optimizing transformers. Despite this, existing implementations do not efficiently used training. Due to Andahi's Law and mastevi improvements in all compute performance, training has now become memory-bound. Further, existing frameworks use suboptimized data novement by these insights, we present a recipe for globality optimizing data movement in transformers. We reduce data novement by the computer of the compute

challenges such as artificial general intelligence [27]. Thus, improving transformer performance has been in the focus of numerous research and industrial groups. Significant attention has been given to optimizing transform-

significant altention has been given to optimizing transformers: local and fixed-window attention [28]-[32], more general structured sparsity [33], learned sparsity [34]-[36], and other algorithmic techniques [19], [37] improve the performance of transformers. Major hardware efforts, such as Tensor Cores and TPUs [38] have accelerated tensor operations like matrixmatrix multiplication (MMM), a core transformer operation. Despite this, existing implementations do not efficiently utilize GPUs. Even optimized implementations which as Megatron [18] report achieving only 30% of peak GPU flop's. We find that the key bottleneck when training transform-









Prediction 1: Accelerators Converge

Al is a gravity well – HPC will follow







Future Accelerators ...

- Most of the performance will be low precision arithmetic!
 - I would predict (C)FP8 or smaller
 - We can be lucky if we get some fp64!
- They will support quantization and sparsity in hardware
 - Vector scaling and zero points
- They will heavily be optimized towards data movement
 - Physical limits and cost introduce two fundamental constraints:
 Latency will become a problem
 Locality and sparse connectivity
 - Potentially hard to program





B. Wisniewski (Samsung)

Memory-coupled Compute


SPCL_Bcast 01/19/23

https://www.youtube.com/watch?v=KCrQtpx31CQ






SPECIFICATIONS







Optimized topologies and network technologies.

E.g., HammingMesh

https://www.youtube.com/watch?v=xxwT45ljG4o







arXiv:2306.03078v1 [cs.CL] 5 Jun 202

Sparse-Quantized Representations - SpQR

SpQR: A Sparse-Quantized Representation for Near-Lossless LLM Weight Compression

Tim Dettmers*†
University of Washington

Ruslan Svirschevski* HSE University & Yandex Vage Egiazarian* HSE University & Yandex

Denis Kuznedelev* Yandex & Skoltech Elias Frantar IST Austria Saleh Ashkboos ETH Zurich Alexander Borzunov HSE University & Yandex

Torsten Hoefler ETH Zurich Dan Alistarh
IST Austria & NeuralMagic

Abstract

Recent advances in large language model (LLM) pretraining have led to highquality LLMs with impressive abilities. By compressing such LLMs via quantization to 3-4 bits per parameter, they can fit into memory-limited devices such as laptops and mobile phones, enabling personalized use. However, quantization down to 3-4 bits per parameter usually leads to moderate-to-high accuracy losses, especially for smaller models in the 1-10B parameter range, which are well-suited for edge deployments. To address this accuracy issue, we introduce the Sparse-Quantized Representation (SpQR), a new compressed format and quantization technique which enables for the first time near-lossless compression of LLMs across model scales, while reaching similar compression levels to previous methods. SpQR works by identifying and isolating outlier weights, which cause particularlylarge quantization errors, and storing them in higher precision, while compressing all other weights to 3-4 bits, and achieves relative accuracy losses of less than 1% in perplexity for highly-accurate LLaMA and Falcon LLMs. This makes it possible to run 33B parameter LLM on a single 24 GB consumer GPU without any performance degradation at 15% speedup thus making powerful LLMs available to consumer without any downsides. SpQR comes with efficient algorithms for both encoding weights into its format, as well as decoding them efficiently at runtime³. Specifically, we provide an efficient GPU inference algorithm for SpQR which yields faster inference than 16-bit baselines at similar accuracy, while enabling memory compression gains of more than 4x.







Prediction 2: Programming and Tools Converge

Data Science as a gravity well – HPC will follow







Scientific Computing is Moving to Python (as language frontend/ecosystem)



Tiobe Index June'23

Jun 2022	Change	Programming Language
1		Python
2		G c
4	^	C++
3	~	Java
5		© C#
6		VB Visual Basic



439,100 projects



































Upleveling Programming in the 21st Century – Performance Metaprogramming









Prediction 3: Networks Converge


Cloud as a gravity well – HPC will follow







COVER FEATURE TECHNOLOGY PREDICTIONS




Torsten Hoefler, ETH Zurich

Ariel Hendel, Scala Computing

Duncan Roweth, Hewlett Packard Enterprise

We discuss the differences and commonalities between network technologies used in supercomputers and data centers and outline a path to convergence at multiple layers. We predict that emerging smart networking solutions will accelerate that convergence.










Ultra Ethernet Set Out to Create the Best AI/ML and HPC Interconnect!





Founding Members





















white Paper on <u>ultraethernet.org</u>

Overview of and Motivation for the Forthcoming Ultra Ethernet Consortium Specification

Networking Demands of Modern Al Jobs


Networking is increasingly important for efficient and cost-effective training of AI models. Large Language Models (LLMs) such as GPT-3, Chinchilla, and PALM, as well as recommendation systems like DLRM and DHEN, are trained on clusters of thousands of GPUs.









Key Points and Conclusions







More of SPCL's research:



... or spcl.ethz.ch



Want to join our efforts?
We're looking for excellent
Postdocs, PhD students, and Visitors.
Talk to me!

