## **Data-Centric Parallel Programming**

Torsten Hoefler, invited talk at ISC'19, Frankfurt, Germany

Alexandros Ziogas, Tal Ben-Nun, Guillermo Indalecio, Timo Schneider, Mathieu Luisier, and Johannes de Fine Licht and the whole DAPP team @ SPCL











## Changing hardware constraints and the physics of computing



How to address locality challenges on standard architectures and programming?

D. Unat et al.: "Trends in Data Locality Abstractions for HPC Systems"













## Data movement will dominate everything!









- "In future microprocessors, the energy expended for data movement will have a critical effect on achievable performance."
- "... movement consumes almost 58 watts with hardly any energy budget left for computation."
- "...the cost of data movement starts to dominate."
- "...data movement over these networks must be limited to conserve energy..."
- the phrase "data movement" appears 18 times on 11 pages (usually in concerning contexts)!
- "Efficient data orchestration will increasingly be critical, evolving to more efficient memory hierarchies and new types of interconnect tailored for locality and that depend on sophisticated software to place computation and data so as to minimize data movement."







## "Sophisticated software": How do we program today?

- Well, to a good approximation how we programmed yesterday
  - Or last year?
  - Or four decades ago?



- Worry about operation counts (flop/s is the metric, isn't it?)
- Data movement is at best implicit (or invisible/ignored)

# Backus '77: "The assignment statement is the von Neumann bottleneck of programming languages and keeps us thinking in word-at-a-time terms in much the same way the computer's bottleneck does."

- Legion [1] is taking a good direction towards data-centric
  - Tasking relies on data placement but not really dependencies (not visible to tool-chain)
  - But it is still control-centric in the tasks not (performance) portable between devices!
- Let's go a step further towards an explicitly data-centric viewpoint
  - For performance engineers at least!









## Performance Portability with DataCentric (DaCe) Parallel Programming

#### **Domain Scientist**

**Problem Formulation** 

$$\frac{\partial u}{\partial t} - \alpha \nabla^2 u = 0$$

Python / NumPy

DSLs

TensorFlow


**MATLAB** 




SDFG Builder API

High-Level Program

## **Performance Engineer**



Data-Centric Intermediate Representation (SDFG, §3)



Graph Transformations (API, Interactive, §4)

## **System**

Hardware Information

**SDFG Compiler** 

Runtime

**Transformed** 

**Dataflow** 

**Performance** 

Results

**CPU Binary** 

**GPU Binary** 

FPGA Modules


Thin Runtime Infrastructure






## A first example in DaCe Python

```
@dace.program
def Laplace(A: dace.float64[2,N],
           T: dace.uint32):
  for t in range(T):
    for i in dace.map[1:N-1]:
     # Data dependencies
     in_1 << A[t%2, i-1]
     in_c << A[t%2, i]
     in_r << A[t%2, i+1]
     out >> A[(t+1)\%2, i]
     # Computation
     out = in_l - 2*in_c + in_r
```













#### **DIODE User Interface**





































LoopReorder MapReduceFusion

























RegisterTiling












LocalStorage


RegisterTiling












PromoteTransient


LocalStorage

RegisterTiling









## But do we really care about MMM on x86 CPUs?







## **Hardware Mapping: Load/Store Architectures**

- Recursive code generation (C++, CUDA)
  - Control flow: Construct detection and gotos
- Parallelism
  - Multi-core CPU: OpenMP, atomics, and threads
  - **GPU**: CUDA kernels and streams
  - Connected components run concurrently
- Memory and interaction with accelerators
  - Array-array edges create intra-/inter-device copies
  - Memory access validation on compilation
  - Automatic CPU SDFG to GPU transformation
- Tasklet code immutable

```
void program gemm(int sym 0, int sym 1, int sym 2, double * re
    // State s0
   for (int tile k = 0; tile k < sym 2; tile k += 128) {</pre>
        #pragma omp parallel for
        for (int tile i = 0; tile i < sym 0; tile i += 64) {</pre>
            for (int tile_j = 0; tile_j < sym_1; tile_j += 240) {</pre>
                for (int regtile j = 0; regtile j < (min(240, sym</pre>
                     vec<double, 4> local B s0 0[128 * 3];
                    Global2Stack 2D FixedWidth<double, 4, 3>(&B[t
                    for (int regtile i = 0; regtile i < (min(64,</pre>
                         vec<double, 4> regtile_C_s0_1[4 * 3];
                         for (int i = 0; i < 4; i += 1) {
                             for (int j = 0; j < 3; j += 1) {
                                 double in A = A[(i + regtile i +
                                 vec<double, 4> in_B = local_B_s0_
                                 // Tasklet code (mult)
                                 auto out = (in A * in B);
                                 regtile C s0 1[i*3 + j] = out;
                         for (int k = 1; k < (min(128, sym 2 - til)
                         // ...
```







## **Hardware Mapping: Pipelined Architectures**

#### Module generation with HDL and HLS

- Integration with Xilinx SDAccel
- Nested SDFGs become FPGA state machines

#### Parallelism


- Exploiting temporal locality: Pipelines
- Exploiting spatial locality: Vectorization, replication


#### Replication

Enables parametric systolic array generation

#### Memory access

- Burst memory access, vectorization
- Streams for inter-PE communication











## **Performance (Portability) Evaluation**

#### Three platforms:

- Intel Xeon E5-2650 v4 CPU (2.20 GHz, no HT)
- Tesla P100 GPU
- Xilinx VCU1525 hosting an XCVU9P FPGA

#### Compilers and frameworks:

Compilers:

GCC 8.2.0

Clang 6.0

icc 18.0.3

Polyhedral optimizing compilers:

Polly 6.0

Pluto 0.11.4

PPCG 0.8

GPU and FPGA compilers:

CUDA nvcc 9.2

Xilinx SDAccel 2018.2

Frameworks and optimized libraries:

**HPX** 

Halide

Intel MKL

NVIDIA CUBLAS, CUSPARSE, CUTLASS

**NVIDIA CUB** 







## **Performance Evaluation: Fundamental Kernels (CPU)**


■ **Database Query**: roughly 50% of a 67,108,864 column

Matrix Multiplication (MM): 2048x2048x2048

• **Histogram**: 8192x8192

Jacobi stencil: 2048x2048 for T=1024

Sparse Matrix-Vector Multiplication (SpMV): 8192x8192 CSR matrix (nnz=33,554,432)










## Performance Evaluation: Fundamental Kernels (GPU, FPGA)



# Performance portability – fine, but who cares about microbenchmarks?









## Remember the promise of DAPP – on to a real application!

#### **Domain Scientist**

**Problem Formulation** 

$$\frac{\partial u}{\partial t} - \alpha \nabla^2 u = 0$$

Python / NumPy

DSLs

TensorFlow


**MATLAB** 




SDFG Builder API

High-Level Program

## **Performance Engineer**



Data-Centric Intermediate Representation (SDFG, §3)



Graph Transformations (API, Interactive, §4)

## **System**

Hardware Information

SDFG Compiler

Runtime

**Transformed** 

**Dataflow** 

**Performance** 

Results

**CPU Binary** 

**GPU** Binary

FPGA Modules


Thin Runtime Infrastructure










## Next-Generation Transistors need to be cooler – addressing self-heating
















## **Quantum Transport Simulations with OMEN**

- OMEN Code (Luisier et al., Gordon Bell award finalist 2011 and 2015)
  - 90k SLOC, C, C++, CUDA, MPI, OpenMP, ...










### All of OMEN (90k SLOC) in a single SDFG – (collapsed) tasklets contain more SDFGs











## **Zooming into SSE (large share of the runtime)**



## Between 100-250x less communication at scale! (from PB to TB)









## Additional interesting performance insights

Python is slow! Ok, we knew that – but compiled can be fast!


	Phase					
Variant	GF			SSE		
	Tflop	Time [s]	% Peak	Tflop	Time [s]	% Peak
OMEN	174.0	144.14	23.2%	63.6	965.45	1.3%
Python	174.0	1,342.77	2.5%	63.6	30,560.13	0.2%
DaCe	174.0	111.25	30.1%	31.8	29.93	$\boldsymbol{20.4\%}$


Piz Daint single node (P100)

#### cuBLAS can be very inefficient (well, unless you floptimize)

	cuBLAS			DaCe (SBSMM)		
GPU	Gflop	Time	% Peak (Useful)	Gflop	Time	% Peak
P100	27.42	6.73 ms	86.6% (6.1%)	1.92	4.03 ms	10.1%
V100	27.42	4.62 ms	84.8% (5.9%)	1.92	0.97 ms	28.3%

Basic operation in SSE (many very small MMMs)












## **10,240** atoms on **27,360** V100 GPUs (full-scale Summit)

56 Pflop/s with I/O (28% peak)



Variant	$N_a$	Time [s]	Time/Atom [s]	Speedup
OMEN	1,064	4695.70	4.413	1.0x
DaCe	10,240	489.83	0.048	92.3x
P = 6,8	$840, N_b =$	$34, N_{orb} =$	$= 12, N_E = 1,220$	$\chi_{\omega} = 70.$

Already ~100x speedup on 25% of Summit – the original OMEN does not scale further!

Communication time reduced by 417x on Piz Daint!

Volume on full-scale Summit from 12 PB/iter → 87 TB/iter







## Overview and wrap-up

