

Active Access: A Mechanism for High-Performance Distributed Data-Centric Computations

MACIEJ BESTA, TORSTEN HOEFLER



REMOTE MEMORY ACCESS (RMA) PROGRAMMING

REMOTE MEMORY ACCESS (RMA) PROGRAMMING

Process p

Memory

A

REMOTE MEMORY ACCESS (RMA) PROGRAMMING

Process p

Memory

A

Process q

Memory

B

REMOTE MEMORY ACCESS (RMA) PROGRAMMING

Process p

Memory

A

Process q


Memory

B




Cray
BlueWaters

REMOTE MEMORY ACCESS (RMA) PROGRAMMING



REMOTE MEMORY ACCESS (RMA) PROGRAMMING



REMOTE MEMORY ACCESS (RMA) PROGRAMMING

Process p

Memory

A

Process q


Memory

B





Cray
BlueWaters

REMOTE MEMORY ACCESS (RMA) PROGRAMMING




Cray
BlueWaters

REMOTE MEMORY ACCESS (RMA) PROGRAMMING




Cray
BlueWaters

REMOTE MEMORY ACCESS (RMA) PROGRAMMING



Cray
BlueWaters

REMOTE MEMORY ACCESS (RMA) PROGRAMMING



Cray
BlueWaters

REMOTE MEMORY ACCESS PROGRAMMING

- Implemented in hardware in NICs in the majority of HPC networks (RDMA)



REMOTE MEMORY ACCESS PROGRAMMING

- Implemented in hardware in NICs in the majority of HPC networks (RDMA)



REMOTE MEMORY ACCESS PROGRAMMING

- Implemented in hardware in NICs in the majority of HPC networks (RDMA)




REMOTE MEMORY ACCESS PROGRAMMING

- Implemented in hardware in NICs in the majority of HPC networks (RDMA)



REMOTE MEMORY ACCESS PROGRAMMING

- Implemented in hardware in NICs in the majority of HPC networks (RDMA)



REMOTE MEMORY ACCESS PROGRAMMING

- Supported by many HPC libraries and languages



REMOTE MEMORY ACCESS PROGRAMMING

- Supported by many HPC libraries and languages



REMOTE MEMORY ACCESS PROGRAMMING

- Supported by many HPC libraries and languages




REMOTE MEMORY ACCESS PROGRAMMING

- Enables significant speedups over message passing in many types of applications, e.g.:

REMOTE MEMORY ACCESS PROGRAMMING



- Enables significant speedups over message passing in many types of applications, e.g.:
 - Speedup of ~1.5 for communication patterns in irregular workloads



- [1] R. Gerstenberger et al. Enabling Highly-Scalable Remote Memory Access Programming with MPI-3 One-Sided. SC13
[2] D. Petrovic et al., High-performance RMA-based broadcast on the Intel SCC. SPAA'12

REMOTE MEMORY ACCESS PROGRAMMING


- Enables significant speedups over message passing in many types of applications, e.g.:
 - Speedup of ~1.5 for communication patterns in irregular workloads
 - Speedup of ~1.4-2 in physics computations



$$\frac{1}{\sqrt{2}} |\downarrow \downarrow \rangle + \frac{1}{\sqrt{2}} |\nearrow \nearrow \rangle$$


RMA vs. MESSAGE PASSING

RMA:



RMA vs. MESSAGE PASSING


RMA:




Message Passing:

RMA vs. MESSAGE PASSING

RMA:




Message Passing:




RMA vs. MESSAGE PASSING

- Communication in RMA is one-sided

RMAs:




Message Passing:




RMA vs. MESSAGE PASSING

- Communication in RMA is one-sided

RMAs:




Message Passing:




RMA vs. MESSAGE PASSING

- Communication in RMA is one-sided

RMAs:




Message Passing:




RMA vs. MESSAGE PASSING

- Communication in RMA is one-sided

RMAs:



Message Passing:



REMOTE MEMORY ACCESS PROGRAMMING

REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?

REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal? 
- Consider an insert in a distributed hashtable...

REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal? 
- Consider an insert in a distributed hashtable...




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?
- Consider an insert in a distributed hashtable...



No hash collision:




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal? 
- Consider an insert in a distributed hashtable...

No hash collision:


→ 1 remote atomic



REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal? 
- Consider an insert in a distributed hashtable...

No hash collision:
→ 1 remote atomic




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal? 
- Consider an insert in a distributed hashtable...

No hash collision:

- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal? 
- Consider an insert in a distributed hashtable...

No hash collision:


- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]



A hash collision:

REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal? 
- Consider an insert in a distributed hashtable...



No hash collision:


- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]

A hash collision:

- ➔ 4 remote atomics + 2 remote puts

REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal? 
- Consider an insert in a distributed hashtable...



No hash collision:

- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]

A hash collision:

- ➔ 4 remote atomics + 2 remote puts


REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?
- Consider an insert in a distributed hashtable...




No hash collision:

- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]




A hash collision:

- ➔ 4 remote atomics + 2 remote puts
- ➔ Significant performance drops



REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?
- Consider an insert in a distributed hashtable...




No hash collision:

- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]

A hash collision:

- ➔ 4 remote atomics + 2 remote puts
- ➔ Significant performance drops




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?
- Consider an insert in a distributed hashtable...




No hash collision:

- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]



A hash collision:

- ➔ 4 remote atomics + 2 remote puts
- ➔ Significant performance drops




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?
- Consider an insert in a distributed hashtable...




No hash collision:

- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]



A hash collision:

- ➔ 4 remote atomics + 2 remote puts
- ➔ Significant performance drops




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?
- Consider an insert in a distributed hashtable...




No hash collision:

- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]



A hash collision:

- ➔ 4 remote atomics + 2 remote puts
- ➔ Significant performance drops




REMOTE MEMORY ACCESS PROGRAMMING

- Is it ideal?
- Consider an insert in a distributed hashtable...




No hash collision:

- ➔ 1 remote atomic
- ➔ Up to 5x speedup over MP [1]



A hash collision:


- ➔ 4 remote atomics + 2 remote puts
- ➔ Significant performance drops



REMOTE MEMORY ACCESS PROGRAMMING




- Is it...
■ Col...
■ distributed hashtable...
- How to enable it?



Local execution; triggered by an active access. In RMA?

No hash collision:
→ 1 remote atomic
→ Up to 5x speedup over MP [1]

A hash collision:
→ 4 remote atomics + 2 remote puts
→ Significant performance drops



REMOTE MEMORY ACCESS PROGRAMMING



- Is it...
■ Col...
■ distributed hashtable...
- How to enable it?

No hash collision:

- 1 remote atomic
- Up to 5x speedup over MP [1]

Proc p

Proc q

Active access




Use “active” semantics

Local execution
active access. in RMA?

A hash collision:

- 4 remote atomics + 2 remote puts
- Significant performance drops



REMOTE MEMORY ACCESS PROGRAMMING



- Is it...
■ Col...
■ distributed hashtable...
- How to enable it?

No hash collision:

- 1 remote atomic
- Up to 5x speedup over MP [1]

Proc p

Proc c



Active access

Use and extend I/O
MMUs and their paging
capabilities




Use “active”
semantics

Local execution

active access. IN RMA?

Acknowledgment:

remote puts
page drops



“ACTIVE” REMOTE MEMORY ACCESS PROGRAMMING

“ACTIVE” REMOTE MEMORY ACCESS PROGRAMMING

Local execution;
triggered by an active
access. In RMA?



“ACTIVE” REMOTE MEMORY ACCESS PROGRAMMING

Local execution;
triggered by an active
access. In RMA?



How to
enable it?

“ACTIVE” REMOTE MEMORY ACCESS PROGRAMMING

Local execution;
triggered by an active
access. In RMA?



How to
enable it?



Use
“active”
semantics

“ACTIVE” REMOTE MEMORY ACCESS PROGRAMMING

Local execution;
triggered by an active
access. In RMA?



How to
enable it?



Use
“active”
semantics



Use and extend
I/O MMUs and
their paging
capabilities

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]

[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]

Process p

Process q

[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]

Process p

Process q

Memory

[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]

Process p

Process q

Memory

Handler A

...

Handler Z

[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]

Process p

Process q

Memory


A's addr: Handler A

...

Z's addr: Handler Z


[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]




[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]




[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]





[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]



[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]



[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.


USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]



IBM



Myricom



[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.


USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]



Myricom



AM++[2]
GASNet [3]



- [1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.
- [2] J. J. Willcock et al. AM++: A generalized active message framework. PACT'10.
- [3] D. Bonachea, GASNet Specification, v1.1. Berkeley Technical Report. 2002.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]



IBM




Myricom



AM++ [2]
GASNet [3]

We need *active* puts/gets:

- Invoke a handler upon accessing a given page
- Preserve one-sided RMA behavior



[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

[2] J. J. Willcock et al. AM++: A generalized active message framework. PACT'10.

[3] D. Bonachea, GASNet Specification, v1.1. Berkeley Technical Report. 2002.

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]



IBM



Myricom

A
GA

We use it in syntax & semantics to enable the “active” behavior

We need *active* puts/gets.

- Invoke a handler upon accessing a given page
- Preserve one-sided RMA behavior




[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.

[2] J. J. Willcock et al. AM++: A generalized active message framework. PACT'10.


[3] D. Bonachea, GASNet Specification, v1.1. Berkeley Technical Report. 2002.

USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS


USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS



USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS



USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS




AMD




IBM




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS




AMD



IBM




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS





AMD



IBM




USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS



+ PCI EXPRESS®

USE INPUT/OUTPUT MEMORY MANAGEMENT UNITS



AMD



IBM




+ PCI EXPRESS

IOMMUS AND RMA


IOMMUS AND RMA

NIC


IOMMU AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUs AND RMA




IOMMUS AND RMA




IOMMUs AND RMA




IOMMUS AND RMA




IOMMUS AND RMA




IOMMUS AND RMA




IOMMUS AND RMA




IOMMUS AND RMA



IOMMUS AND RMA




IOMMUs AND RMA




We could use it somehow. But...

IOMMUS AND RMA




We could use it somehow. But...

IOMMUS AND RMA




We could use it somehow. But...

IOMMUS AND RMA




We could use it somehow. But...


IOMMUS AND RMA




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS



ACTIVE PUTS




ACTIVE PUTS




ACTIVE PUTS


ACTIVE PUTS



ACTIVE PUTS




ACTIVE PUTS



ACTIVE PUTS

Do not modify
the page



ACTIVE PUTS

Do not modify
the page

Log both the entry and the
data of an incoming put

Process q

Process p

IOMMU

CPU

Accessed
page

$W = 0$
 $WL = 1$
 $WLD = 1$


Access log

Main memory

ACTIVE PUTS

Do not modify
the page


Log both the entry and the
data of an incoming put



ACTIVE PUTS

Do not modify
the page


Log both the entry and the
data of an incoming put



ACTIVE PUTS

Do not modify
the page


Log both the entry and the
data of an incoming put



ACTIVE PUTS

Do not modify
the page


Log both the entry and the
data of an incoming put



ACTIVE PUTS

Do not modify
the page


Log both the entry and the
data of an incoming put




ACTIVE PUTS

Do not modify the page


Log both the entry and the data of an incoming put



ACTIVE GETS




ACTIVE GETS




ACTIVE GETS


ACTIVE GETS



ACTIVE GETS




ACTIVE GETS



ACTIVE GETS

Enable reading
from the page



ACTIVE GETS

Enable reading from the page

Log both the entry and the data accessed by a get

Process q

Process p

IOMMU

CPU

Accessed page

$R = 1$
 $RL = 1$
 $RLD = 1$


Access log

Main memory

ACTIVE GETS

Enable reading from the page


Log both the entry and the data accessed by a get



ACTIVE GETS

Enable reading from the page


Log both the entry and the data accessed by a get



ACTIVE GETS

Enable reading from the page


Log both the entry and the data accessed by a get



ACTIVE GETS

Enable reading from the page


Log both the entry and the data accessed by a get



ACTIVE GETS

Enable reading from the page


Log both the entry and the data accessed by a get



ACTIVE GETS

Enable reading from the page


Log both the entry and the data accessed by a get



ACTIVE GETS

Enable reading from the page


Log both the entry and the data accessed by a get




Sounds like we can reuse most of the existing stuff!




INTERACTIONS WITH THE CPU




INTERACTIONS WITH THE CPU



INTERACTIONS WITH THE CPU




INTERACTIONS WITH THE CPU




- Interrupts

INTERACTIONS WITH THE CPU




- Interrupts
- Polling

INTERACTIONS WITH THE CPU




- Interrupts
- Polling
- Direct notifications via scratchpads

INTERACTIONS WITH THE CPU




- Interrupts
- Polling
- Direct notifications via scratchpads

INTERACTIONS WITH THE CPU




- Interrupts
- Polling
- Direct notifications via scratchpads

INTERACTIONS WITH THE CPU




- Interrupts
- Polling
- Direct notifications via scratchpads

INTERACTIONS WITH THE CPU



- Interrupts
- Polling
- Direct notifications via scratchpads

INTERACTIONS WITH THE CPU



- Interrupts
- Polling
- Direct notifications via scratchpads

INTERACTIONS WITH THE CPU



- Interrupts
- Polling
- Direct notifications via scratchpads

INTERACTIONS WITH THE CPU



- Interrupts
- Polling
- Direct notifications via sc...

A blue rounded rectangle contains a white exclamation mark icon and the text "Well...".


CONSISTENCY

CONSISTENCY

- A weak consistency model [1]


CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand




CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`




CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`




CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*



CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*




Process p

Memory


CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*




CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*





CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*





CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*





CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*





CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*





CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*





CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*





CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*





CONSISTENCY

- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*




CONSISTENCY


- A weak consistency model [1]
 - Consistency on-demand
- `active_flush(int target_id)`
 - Enforces the completion of active accesses issued by the calling process and targeted at `target_id`
 - Implemented with an active get issued at a special *flushing page*




CONSISTENCY



CONSISTENCY




CONSISTENCY




Contains the addresses
of flushing pages

CONSISTENCY



CONSISTENCY





Let's summarize...



Let's summarize...

ETH zürich

USE SEMANTICS FROM ACTIVE MESSAGES (AM) [1]

Process p

Active message

Z's addr

Payload

Process q

Memory

A's addr: Handler A

...

Z's addr: Handler Z

We need active puts/gets:

- Invoke a handler upon accessing a given page
- Preserve one-sided RMA behavior

[1] T. von Eicken et al. Active messages: a mechanism for integrated communication and computation. ISCA'92.


[2] J. J. Wilcock et al. AM++: A generalized active message framework. PACT 10.

[3] D. Bonachea. GASNet Specification, v1.1. Berkeley Technical Report, 2002.


Active Messages



Let's summarize...




Active Messages




IOMMUs



Let's summarize...




Active Messages




IOMMUs

Active Puts/Gets







Let's summarize...



Active Messages




IOMMUs




Consistency

Active Puts/Gets








Let's summarize...



Active Messages



Active Puts/Gets



Consistency



How can we use it?

ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE



ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE



- Used to construct key-value stores (e.g., Memcached [1])

ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE



- Used to construct key-value stores (e.g., Memcached [1])

Local volume 0
(at process 0)

Local volume 1
(at process 1)

Local volume N-1
(at process N-1)

• • •

ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE



- Used to construct key-value stores (e.g., Memcached [1])

Local volume 0
(at process 0)

Table of
elements

Local volume 1
(at process 1)

Table of
elements

Local volume N-1
(at process N-1)

Table of
elements


• • •

ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE



- Used to construct key-value stores (e.g., Memcached [1])



ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (RMA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (RMA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (RMA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (RMA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (RMA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (RMA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (AA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (AA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (AA)




ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (AA)



ACTIVE ACCESS USE-CASES

DISTRIBUTED HASHTABLE: INSERTS (AA)




ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)


ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)




ACTIVE ACCESS USE-CASES


VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)




Machine 0



Machine 1




Machine N-1




ACTIVE ACCESS USE-CASES


VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)




Machine 0



Machine 1




Machine N-1




ACTIVE ACCESS USE-CASES


VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)




Machine 0



Machine 1




Machine N-1




ACTIVE ACCESS USE-CASES


VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)




Machine 0



Machine 1




Machine N-1




ACTIVE ACCESS USE-CASES


VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)




Machine 0



Machine 1




Machine N-1




ACTIVE ACCESS USE-CASES


VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)




Machine 0



Machine 1





Machine N-1





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)





ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)




ACTIVE ACCESS USE-CASES

VIRTUAL GLOBAL ADDRESS SPACE (V-GAS)



PERFORMANCE

- Evaluation on CSCS Monte Rosa
 - 1,496 computing Cray XE6 nodes
 - 47,872 schedulable cores
 - 46TB memory
- 3 microbenchmarks
- 4 use-cases



PERFORMANCE: MICROBENCHMARKS

RAW DATA TRANSFER

PERFORMANCE: MICROBENCHMARKS

RAW DATA TRANSFER

- Workload simulated with [1]:

PERFORMANCE: MICROBENCHMARKS

RAW DATA TRANSFER

- Workload simulated with [1]:



[1] N. Binkert et al. The gem5 simulator. SIGARCH Comput. Archit. News. 2011

PERFORMANCE: MICROBENCHMARKS

RAW DATA TRANSFER

- Workload simulated with [1]:



- Data generated with:

[1] N. Binkert et al. The gem5 simulator. SIGARCH Comput. Archit. News. 2011

PERFORMANCE: MICROBENCHMARKS

RAW DATA TRANSFER

- Workload simulated with [1]:



- Data generated with:
 - PktGen [2]

[1] N. Binkert et al. The gem5 simulator. SIGARCH Comput. Archit. News. 2011

[2] R. Olsson. PktGen the linux packet generator. Linux Symposium. 2005

PERFORMANCE: MICROBENCHMARKS

RAW DATA TRANSFER

- Workload simulated with [1]:



- Data generated with:
 - PktGen [2]
 - Netmap [3]

[1] N. Binkert et al. The gem5 simulator. SIGARCH Comput. Archit. News. 2011

[2] R. Olsson. PktGen the linux packet generator. Linux Symposium. 2005

[3] L. Rizzo. netmap: A novel framework for fast packet i/o. USENIX Annual Technical Conference. 2012


PERFORMANCE: MICROBENCHMARKS

RAW DATA TRANSFER

- Workload simulated with [1]:



- Data generated with:
 - PktGen [2]
 - Netmap [3]



[1] N. Binkert et al. The gem5 simulator. SIGARCH Comput. Archit. News. 2011

[2] R. Olsson. PktGen the linux packet generator. Linux Symposium. 2005

[3] L. Rizzo. netmap: A novel framework for fast packet i/o. USENIX Annual Technical Conference. 2012

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Poll

AA-Int

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Poll

AA-Int

AA-SP

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Poll

AA-Int

AA-SP

RMA

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Poll

AA-Int

AA-SP

RMA

CRAY

DMAPP

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Poll

AA-Int

AA-SP

RMA

CRAY

DMAPP



PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Poll

AA-Int

AA-SP

RMA

CRAY

DMAPP

IBM

Cell



PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Poll

AA-Int

AA-SP

RMA

CRAY

DMAPP



IBM

Cell



RoCE

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

AA-Poll

AA-SP

RMA

CRAY

DMAPP



IBM

Cell



RoCE

Active Messages

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

AA-Poll

AA-SP

RMA

CRAY

DMAPP



IBM
Cell



RoCE

Active Messages

AM

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

AA-Poll

AA-SP

RMA

CRAY

DMAPP



IBM
Cell



RoCE

Active Messages

AM

AM-Exp

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

AA-Poll
AA-SP

RMA

CRAY

DMAPP



IBM
Cell



RoCE

Active Messages

AM AM-Onload
AM-Exp

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

AA-Poll
AA-SP

RMA

CRAY

DMAPP



IBM
Cell



RoCE

Active Messages

AM AM-Onload
AM-Exp AM-Ints

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

AA-Poll
AA-SP

RMA

CRAY

DMAPP



IBM
Cell



RoCE

Active Messages

AM AM-Onload
AM-Exp AM-Ints

IBM

DCMF LAPI
PAMI

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

AA-Poll

AA-SP

RMA

CRAY

DMAPP



IBM
Cell



RoCE

Active Messages

AM AM-Onload
AM-Exp AM-Ints

IBM

DCMF LAPI
PAMI

Myricom MX

PERFORMANCE: LARGE-SCALE CODES

COMPARISON TARGETS

Active Access

AA-Int

AA-Poll
AA-SP

RMA

CRAY

DMAPP



IBM
Cell



RoCE

Active Messages

AM AM-Onload
AM-Exp AM-Ints



IBM


DCMF LAPI
PAMI

Myricom MX

AM++GASNet

PERFORMANCE: LARGE-SCALE CODES DISTRIBUTED HASHTABLE






CONCLUSIONS

CONCLUSIONS

Active Access

CONCLUSIONS


Active Access



Alleviates RMA's problems with AMs while preserving one-sided semantics


CONCLUSIONS

Active Access




Alleviates RMA's problems with AMs while preserving one-sided semantics

Uses commodity
& common IOMMUs





CONCLUSIONS

Active Access



Alleviates RMA's problems with AMs while preserving one-sided semantics


Uses commodity & common IOMMUs



Extends paging capabilities in a distributed environment


CONCLUSIONS

Active Access




Alleviates RMA's problems with AMs while preserving one-sided semantics

Uses commodity & common IOMMUs




Data-centric programming



Extends paging capabilities in a distributed environment



CONCLUSIONS

Active Access




Alleviates RMA's problems with AMs while preserving one-sided semantics

Uses commodity & common IOMMUs



Extends paging capabilities in a distributed environment


Data-centric programming



Addresses of pages guide the execution of handlers



CONCLUSIONS

Active Access




Alleviates RMA's problems with AMs while preserving one-sided semantics

Uses commodity & common IOMMUs



Extends paging capabilities in a distributed environment

Data-centric programming




Addresses of pages guide the execution of handlers

Hashtables, logging schemes, counters, V-GAS, checkpointing...



CONCLUSIONS

Active Access




Alleviates RMA's problems with AMs while preserving one-sided semantics

Uses commodity & common IOMMUs



Extends paging capabilities in a distributed environment

Data-centric programming




Addresses of pages guide the execution of handlers

Hashtables, logging schemes, counters, V-GAS, checkpointing...


Performance

CONCLUSIONS


Active Access



Uses commodity
& common IOMMUs




Alleviates RMA's problems with AMs
while preserving one-sided semantics



Extends paging capabilities
in a distributed environment



Data-centric programming









Addresses of pages guide
the execution of handlers

Hashtables, logging
schemes, counters, V-GAS,
checkpointing...











Performance



Accelerates various
distributed codes



Thank you for your attention



ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging – a popular mechanism for fault-tolerance.

ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging – a popular mechanism for fault-tolerance.
- Remote communication (puts/gets) is logged.

ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging – a popular mechanism for fault-tolerance.
- Remote communication (puts/gets) is logged.
- Upon a process crash, it is restored and uses the logs to replay its previous actions.

ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging – a popular mechanism for fault-tolerance.
- Remote communication (puts/gets) is logged.
- Upon a process crash, it is restored and uses the logs to replay its previous actions.
- Logs are stored in volatile memories.

ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA




- Logging puts:

ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging puts:




ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging puts:




ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging puts:




ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging puts:




ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging puts:




ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging puts:




ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging puts:




ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging gets (naive):




ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA



- Logging gets (naive):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (naive):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (naive):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (naive):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (naive):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (naive):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (traditional) [1]:






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (traditional) [1]:






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (traditional) [1]:






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (traditional) [1]:






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (traditional) [1]:






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (traditional) [1]:






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (AA):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (AA):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (AA):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (AA):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (AA):






ACTIVE ACCESS USE-CASES

ACCELERATING LOGGING FOR RMA

- Logging gets (AA):




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




ACTIVE ACCESS USE-CASES

INCREMENTAL CHECKPOINTING FOR RMA




COORDINATED CHECKPOINTING (MP)


COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)



COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)


COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)



COORDINATED CHECKPOINTING (MP)




COORDINATED CHECKPOINTING (MP)





PERFORMANCE: LARGE-SCALE CODES FAULT TOLERANCE SCHEME

Logging gets:



Sorting time:

